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Abstract— This paper studies the effects of the presence of
voltage loops in parallel connected buck switching converters
under master-slave current sharing scheme. The system employs
a typical proportional-integral (PI) controller for regulation.
Comparisons are made for the cases where the slave modules
are controlled with and without a voltage loop. Generally, we
find that the voltage loop in the slave is helpful in widening
the stability range though it is theoretically redundant for the
purpose of controlling the output voltage in the small-signal
sense. Such a loop provides stable current reference for the slave
modules. Effectively, each slave module is under current-mode
control by virtue of the current sharing loop, making it a current
source. Simulation results under different control configurations
are presented to demonstrate the phenomenon.
I. INTRODUCTION
Power supplies based on paralleling switching converters
offer a few advantages over a single, high-power, centralized
power supply. They enjoy low component stresses, increased
reliability, ease of maintenance and repair, improved thermal
management, etc. [1], [2]. Paralleling of standardized convert-
ers is an approach used widely in distributed power systems
for both front-end and load converters. Since current sharing
has to be maintained among the paralleled converters, some
form of control has to be used to equalize the individual cur-
rents in the converters. One widely used method for balancing
currents is the master-slave current sharing method [3], [4].
For paralleled converters, we have to control the current
distribution as well as the output voltage. Typically, it contains
a main voltage loop and a current sharing loop in voltage
mode control; alternatively there may be a main voltage
loop, a current loop and a current sharing loop in current
mode control. The dynamic behavior becomes complex in
N-paralleled converters because of the interaction between
these loops. Intuitively, the main voltage loop is necessary for
regulating the output voltage as in a stand-alone converter.
The current sharing loop helps to regulate the reference
voltage to get the expected output [4], [5], [6], [7]. However,
all outputs of the converters are connected to one node (the
load side). From circuit theory, paralleled branches should
behave like current sources with large output impedance in
order to ensure stable operation [8], [9]. Consequently, one
voltage loop is enough to control the output voltage for the
paralleled system. In the master-slave current sharing system,
the master will control the output voltage and the slaves are
required to follow the current of the master.
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Fig. 1. Master-slave parallel system. Configuration 1: voltage loop in slave.
Configuration 2: no voltage loop in slave
For simplicity, the system under study in this paper is
a parallel connected system of two buck converters. Under
the master-slave scheme, one of the converters is the master
and the other is the slave. The master has a main feedback
loop consisting of a typical proportional-integral (PI) control,
to regulate the output voltage. The slave basically sets its
current to equal that of the master via an active loop involving
comparison of the currents of the two converters.
In this paper, we will study the effects of the slave’s
voltage loop and compare the stability boundaries of feedback
parameters with and without the voltage loop in the slave
converter. We find that the stable region in the parameter space
can be larger when the slave converter contains a voltage loop.
The voltage loop in the slave converter is therefore useful. The
role of it is not to control the output voltage directly, but to
provide a stable current reference for the slave. Furthermore,
we confirm that as the slave converter is under current mode
control with current sharing feedback, it behaves effectively
as a current source.
II. SYSTEM DESCRIPTION AND OPERATION
Figure 1 shows the circuit model of two paralleled buck
converters under master-slave control. Configuration 1 in-
corporates an additional voltage loop in the slave, whereas
Configuration has no such a loop. Figure 2 (a) is the con-
verter circuit, Figs 2 (b) and (c) form the control circuit for
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Fig. 2. Paralleled buck converters under master-slave current sharing and PI control. (a) Power stage; (b) controller for the master; (c) controller for the
slave with voltage loop; (d) controller for the slave without voltage loop.
Configuration 1, and Figs. 2 (b) and (d) form the control
circuit for Configuration 2.
In this circuit, S1 and S2 are switches, which are controlled
by a standard pulse-width modulator consisting of a compara-
tor comparing a control signal and a ramp signal. The ramp
signal is given by [10]
Vramp = VL + (VU − VL)
(
t
Ts
mod 1
)
(1)
where VL and VU are the lower and upper thresholds of the
ramp, respectively, and Ts is the switching period. Basically,
switch Si (i = 1, 2) is closed if vconi > Vramp and is open
otherwise.
The control signals vcon1 and vcon2 are derived from the
feedback compensator, as shown in Figs. 2 (b) and (c). Here
the compensator is a PI controller, i.e.,
Vcon1(s)
E(s)
= −Kp
(
1 +
1
Tis
)
(2)
where Vcon1(s) and E(s) are the Laplace transforms of
vcon1(t) and e(t); e(t) is the error between reference and
output; Kp and Ti are the control parameters. With respect to
the slave, an extra current sharing signal is included. We can
likewise derive the equation.
We assume that the converter operates in continuous con-
duction mode (CCM) and diodes D1 and D2 are always in
complementary state to S1 and S2. Consequently, the state
equations of the converter stage of Fig. 2 are

x˙1 =−
1
L1 [(rL1 +
Rrc
R+rc
)x1 +
Rrc
R+rc
x2 +
R
R+rc
x3 − q1Vin]
x˙2 =−
1
L2 [
Rrc
R+rc
x1 + (rL2 +
Rrc
R+rc
)x2 +
R
R+rc
x3 − q2Vin]
x˙3 =
1
C(R+rc)
(Rx1 + Rx2 − x3)
(3)
where x1, x2, x3 are the converter state variables defined as
[x1 x2 x3] = [iL1 iL2 vc] (4)
and q1 and q2 are the switching function decided by the
controllers. They are time varying functions given by
qi(t) =
{
1, if vconi ≥ Vramp,
0, if vconi < Vramp.
(5)
According to the feedback circuit in Figs. 2 (b), (c) and (d),
we can derive the control equations. For Configuration 1, we
have
dvcon1
dt
= −K1
dvo
dt
−
K1
τF1
vo +
K1
τF1
Vref (6)
dvcon2
dt
= −K2
dvo
dt
−
K2
τF2
vo + K2Ki(
diL1
dt
−
diL2
dt
)
+
K2Ki
τF2
(iL1 − iL2) +
K2
τF2
Vref (7)
and for Configuration 2, we have
dvcon1
dt
= −K1
dvo
dt
−
K1
τF1
vo +
K1
τF1
Vref (8)
dvcon2
dt
= K2Ki(
diL1
dt
−
diL2
dt
) +
K2Ki
τF2
(iL1 − iL2). (9)
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Also, vo can be written as
vo = vc + rcic = vc + rc(iL1 + iL2 −
vo
R
) (10)
where K1 and K2 are the proportional gains, τF1 and τF2
are the integral coefficients, Ki is the current sharing gain,
and Vref is the reference voltage (expected output voltage).
In circuit terms, K1 = RF1/R1, τF1 = RF1CF1, K2 =
RF2/R2, τF2 = RF2CF2, Ki = RFRs/R, where Rs is the
current sensing resistance. Equations (6) and (7), together with
(3), form the complete set of state equations for Configuration
1 and equations (8), (9) and (3) for Configuration 2.
III. SIMULATION RESULTS
The simulations performed using the state equations de-
rived in the foregoing section and hence are exact cycle-
by-cycle simulations. We are primarily concerned with the
system stability in relation to the feedback parameters of
the PI controller, i.e., K1, K2, τF1, τF2. We assume that
the inductances in the converters are generally different and
fix the current sharing parameter at Ki = 1. The circuit
parameters and component values are listed in Table I.
TABLE I
COMPONENT VALUES USED IN SIMULATIONS
Circuit Components Values
Switching Period Ts 10 µs
Input Voltage Vin 12 V
Reference Voltage Vref 5 V
Ramp Voltage VL,VU 0 V, 2 V
Inductance L1, ESR rL1 55 µH, 0.01 Ω
Inductance L2, ESR rL2 110 µH, 0.05 Ω
Capacitance C, ESR rc 126 µF, 0.01 Ω
Load Resistance R 0.5 Ω
Current sensing Resistance Rs 0.01 Ω
Firstly, we fix the control parameters of the master, K1 and
1/τF1, and identify the stable region in the space of K2 and
1/τF2. Figure 3 shows the stability boundary in the space of
K2 and 1/τF2 for different values of K1 and 1/τF1. Then,
we fix the control parameters of the slave, K2 and 1/τF2, and
identify the stability boundary in the space of K1 and 1/τF1.
Figure 4 shows the stability boundary in the space of K1 and
1/τF1.
From Fig. 3, we may conclude that when the master is
fixed, the maximum stable value of K2 is more or less
unchanged regardless of variation of 1/τF2 for both Config-
urations 1 and 2. Moreover, the maximum values of K2 are
unaffected by the parameters of the master when it operates
in a stable region. In a previous publication [11], it has
been shown that for stand-alone converters, the stable range
of proportional gain K diminishes rapidly as the integral
time constant parameter 1/τF increases in the voltage mode
control, which is clearly different from the results shown in
Fig. 3. We can explain this phenomenon in terms of the
characteristic of current-mode control. When under average
current-mode control, the buck converter shows a single-pole
2000 4000 6000 8000 10000
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
1/ τ
 F2
 
K
 
2
Config 1
Config 2
Stable Region
Unstable Region
(a)
2000 4000 6000 8000 10000
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
1/ τ
 F2
 
K
 
2
Config 1
Config 2
Stable Region
Unstable Region
(b)
2000 4000 6000 8000 10000
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
1/ τ
 F2
 
K
 
2
Config 1
Config 2Unstable Region
Stable Region
(c)
Fig. 3. Stability boundaries of feedback parameters for Configuration 1 and
Configuration 2. (a) K1 = 1, 1/τF1 = 1000; (b) K1 = 0.2, 1/τF1 =
1000; (c) K1 = 0.2, 1/τF1 = 10000.
behavior since the inductor has been controlled by the current
feedback. The unstable behavior is caused by saturation, i.e.,
the control signal overruns the range of the ramp signal. In the
paralleled system, since the slave is effectively under current-
mode control, the stable range of proportional control gain K2
will not be affected by the variation of 1/τF2. The current
sharing feedback makes the slave a current source in both
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Fig. 4. Stability boundaries of feedback parameters for Configuration 1 and
Configuration 2. (a) K2 = 3, 1/τF2 = 5000; (b) K2 = 0.3, 1/τF2 =
5000; (c) K2 = 0.3, 1/τF2 = 20000.
Configurations 1 and 2 when the master is fixed.
From Fig. 4, we observe that the stable range of K1
decreases greatly as the value of 1/τF1 increases, which is
consistent with the characteristic of voltage-mode controlled
buck converters, for both Configurations 1 and 2 when the
slave is fixed. And the stability boundary in Configuration 1
is always larger than that in Configuration 2. Moreover, K2
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Fig. 5. Stability boundaries of feedback parameters for Configuration 1 and
Configuration 2. (a) 1/τF1 = 1/τF2 = 2000; (b) K1 = K2, 1/τF1 =
1/τF2.
and 1/τF2 affect the stable region in the plane of K1–1/τF1,
as shown in Figs. 4 (a), (b) and (c). The larger K2 and 1/τF2
are, the smaller the stable region.
Figure 5 (a) shows the stability boundary of K1 versus
K2 for 1/τF1 = 1/τF2 = 2000. When K1 is small, K2 has
a large stable range, but when it becomes large, the stable
range of K2 falls rapidly. Figure 5 (b) shows the stability
boundary when the feedback parameters of the master and
slave are changed simultaneously. Again, the stable region
for Configuration 2 is smaller than that for Configuration 1.
Based on the stability boundaries of the feedback pa-
rameters, we can identify the parameter range for stable
operation. Also, we want to know the relationship between
the input voltage and feedback parameters. Figure 6 shows
the input voltage range for different values of K1 and K2. We
observe that when K1 is small (e.g. K1 = 0.2), the stability
boundaries are almost identical in the plane of K2–Vin for
Configurations 1 and 2, as shown in Fig. 6 (b) and (c). Also,
the stable region diminishes greatly in the plane of K1–Vin as
K2 increases from Fig. 6 (d) and (e). Furthermore, if K1 and
K2 change simultaneously, the system can be operated under
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Fig. 6. Stability boundaries of Vin versus feedback parameters for Configuration 1 and Configuration 2. (a) K1 = 2, 1/τF1 = 1/τF2 = 1000; (b)
K1 = 0.2, 1/τF1 = 1000, 1/τF2 = 2000; (c) K1 = 0.2, 1/τF1 = 1000, 1/τF2 = 10000; (d) K2 = 3, 1/τF1 = 1/τF2 = 5000; (e) K2 =
0.3, 1/τF1 = 1/τF2 = 5000; (f) 1/τF1 = 1/τF2 = 2000.
a wide range of input voltage when K1 and K2 are small.
Comparing the stability boundaries in Fig. 6, we know that
the stable input voltage range for Configuration 2 is smaller
than that for Configuration 1.
IV. CONCLUSION
In the paper, we study the effects of feedback parameters
in paralleled buck converters under a master-slave current
sharing control. In particular we consider the effects of the
inclusion of a voltage feedback loop in the control of the
slave in addition to the current sharing loop. In general, we
find that the system’s stability range is wider with a voltage
loop in the slave. Therefore, we may conclude that the voltage
feedback in the slave converter is useful in enlarging the
stable operation range. However, the role of this voltage
loop is not to control the output voltage directly, but to
provide a better regulated current reference for the slave. In
brief, the slave gets a more stable current reference under a
wider parameter range. Furthermore, we note that the slave
converter is under current-mode control with the current
sharing feedback, behaving effectively as a current source
which should be expected in paralleled converters.
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